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ABSTRACT
In this document a design procedure of a CMOS ultra-low-power self-
biased current source is developed. A modular topology using two
self-cascode MOSFETs (SCMs), a current mirror and an operational
amplifier is implemented. The described methodology is based on the
concept of inversion level, and the design space of the current source
is described mainly in terms of the specifications of the operational
amplifier and the PMOS current mirror. The circuit was designed in a
130 nm standard CMOS technology. Simulation results are provided
to validate the design methodology and the performance of the current
source, showing that the proposed circuit can operate at a supply voltage
less than 1 V with less than 1%/V of line regulation.
Keywords: CMOS. Self-biased current source, Self-cascode MOSFET.
Design methodology. Inversion level.

RESUMO
Neste documento e´ desenvolvida uma metodologia de projeto de uma
fonte de corrente auto polarizada de ultra baixo consumo de poteˆncia em
tecnologia CMOS. E´ descrita uma topologia modular implementada com
dois MOSFETs auto cascodados (SCMs) e um amplificador operacional.
A metodologia proposta esta´ baseada no conceito de n´ıveis de inversa˜o
e o espac¸o de projeto do circuito e´ descrito principalmente em termos
das especificac¸o˜es do amplificador operacional e do espelho de corrente
PMOS. O circuito foi projetado usando uma tecnologia padra˜o CMOS de
130 nm. Os resultados das simulac¸o˜es sa˜o apresentados neste documento
para validar a metodologia de projeto e o desempenho da fonte de
corrente, mostrando que o circuito proposto pode operar com uma
tensa˜o de alimentac¸a˜o menor de 1 V e com menos de 1%/V na regulac¸a˜o
de linha.
Palavras-chave: CMOS. Fonte de corrente auto polarizada, MOSFET
auto cascodado. Metodologia de projeto. Nı´vel de inversa˜o.
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1 INTRODUCTION
In analog circuit design, one of the fundamental requirements
is to bias all the blocks and sub-blocks in the appropriate operating
point. In most of the analog circuits, including oscillators, bandgap
references, D/A converters and sensors [1–4], biasing is provided by
a circuit capable of generating a stable reference current, defined in
terms of physical parameters such as the thermal voltage or the carrier
mobility. To this end, it is necessary that all the components of the
circuit are included in the silicon chip. For energy harvesting circuits
or implantable devices, the usage of discrete external components it is
not feasible due to the increased production cost and the larger size
of the final devices, in addition to the requirement of using extra pins
on the chip (which increases the silicon area). On the other hand, in
ultra-low-power systems it is essential to minimize the quiescent current
of all the sub-blocks in order to maximize the lifetime of batteries (if
they were used).
To reduce the high power consumption in Complementary Metal
Oxide Semiconductor (CMOS) technologies, various current sources
based on sub-threshold operation of the MOSFET have been proposed.
Some of them include resistors [5], transistors operating in linear region
[6] or series association of transistors [7, 8]. In the following section,
the most relevant circuits that generate a current reference in standard
CMOS technologies, along with some techniques to overcome possible
drawbacks, are summarized. Finally, the motivation and the objective of
this master dissertation is presented, taking into account the advantages
and limitations of the current references to be described next.
1.1 BIBLIOGRAPHIC REVIEW
In CMOS technologies, many current sources have been desig-
ned. One of the most referenced is the classical, supply-independent
self-biased current source composed of two current mirrors connected
in a positive feedback loop shown in Fig. 1 [5]. N1 and N2, with a
proportionality factor K = S2/S1, operate in weak inversion to gene-
rate a Proportional-to-Absolute Temperature (PTAT) voltage which is
converted to current through the resistor R.
By applying Kirchoff’s Voltage Law (KVL) to the loop formed
24
by N1, N2 and R, the reference current is given by
IREF = φt
ln (K)
R
, (1.1)
where φt = kT/q is the thermal voltage, k is the Boltzmann constant,
T is the absolute temperature, and q is the electron charge. Commonly
a start-up circuit is required to force the circuit to drive a transient
current until the stable equilibrium state is reached. After that, the
gain of the positive feedback loop is reduced and the current converges
to the desired value.
VSS
R
IOUT
N2N1
VDD
P2P1 P3
Figure 1: Self-biased current source with resistor [5].
One of the drawbacks of this current source is the use of a high
resistance to reduce the quiescent current, which demands a considerable
amount of silicon area. Process variability of the resistors available
in CMOS technologies of approximately 10% and 20% [9] also has a
negative influence in the robustness of the current source. In [10], a
technique to improve the power supply rejection is presented where a
NMOS cross-coupled pair is included in this circuit.
To solve the area trade-off originated by the use of an integrated
resistor, some current sources have been designed using transistors
operating in the linear region to replace the passive components. One
of these circuits is presented in Fig. 2, where N4 is operating in strong
inversion, linear region and N3 in strong inversion, saturation region to
generate the gate bias voltage of the NMOS resistor [6].
The adequate sizing of the transistors allows the output current
to be proportional to the specific current of the transistor, a parameter
which has a very small variation with temperature. In [11], the output
25
current of the circuit in Fig. 2 has been deduced, yielding
IREF = 2nµnC
′
oxφ
2
tS4A ln
2 (K) , (1.2)
where n is the slope factor, µn is the carrier mobility in NMOS transistor,
C ′ox is the oxide capacitance per unit area, A = S4/S3, and K = S1/S2.
The authors of [11] use the EKV MOSFET model, in which the specific
current of the NMOS transistor is defined as ISQ = 2nµnC
′
oxφ
2
t [12].
Thus, it is clear from (1.2) that IREF is proportional to ISQ.
IP
VSS
N3
Vgn3 Vsn1
IN
VDD
P2P1P3
Vgp1
N1 N2
N4 NX
PX
Figure 2: Self-biased current source without resistor [6].
The self-cascode MOSFET (SCM) structure is another alternative
to replace the resistors in current sources. This structure consists
of a series association of two transistors operating in the linear and
saturation regions, respectively. The current source proposed in [7]
and also reported in [13] (shown in Fig. 3) consists of two SCMs,
operating in weak (M1A and M1B) and strong inversion (M5A and
M5B), respectively; both SCMs are biased to have equal intermediate
voltages (VCH1 and VCH5) but different inversion coefficients, obtained
with the adequate PMOS proportionality factors. The intermediate
branch formed by M3 and M7 is used to balance both VCH1 and VCH5.
The stable equilibrium state of the current source is reached when these
voltages are equal. Both SCMs are formed by the series and parallel
association of unity transistors to reduce the threshold voltage mismatch
(the authors suggest to increase the intermediate voltage to reduce these
mismatch). As in [6], the output current of the circuit in Fig. 3 is
proportional to the specific current of the NMOS transistor. Despite
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that the circuit can operate at low supply voltage, this structure is not
appropriate for ultra-low-power applications because M5 is biased at a
current NM˙ times higher than M1.
1    :    N 1    :    M
VCH1 VCH5
IS
VSS
M2
M1A
VDD
M4
M3
M6
M7
M1B
M5A
M5B
M11
M10
M9
M8
IS
Figure 3: Specific current extractor [7].
Another current source that uses SCMs is described in [14], here
shown in Fig. 4. The concept of this circuit is similar to the one
presented in [5], with the difference that the gate voltage in the NMOS
transistor is increased by using multiple stacked SCMs operating in
weak inversion as described in [15]. The PTAT voltage generated across
the drain-to-source voltage of M2, M4, M6, M8, and M10 is enough to
bias M1 in strong inversion.
IOUT
VSS
VDD
M4 M6
M7
M1
M10
M9
M8M2
M3 M5
M13 M14 M15 M16 M17 M18 M19
M11
M12
M20
Figure 4: Temperature-compensated current reference [14].
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As in [7], the influence of the threshold variation is reduced
using series and parallel association of unity transistors for all the SCM
transistors. The power dissipation of this circuit is high due to the
additional current branches needed to bias all the SCMs.
The current source shown in Fig. 5 [8] is a self-biased specific
current generator that uses two SCMs biased in weak and moderate
inversion, coupled by a Voltage-Following Current Mirror (VFCM)
composed of M6 - M9. This circuit is able to operate at low voltages,
exhibiting low sensitivity to the supply voltage. In this circuit, the node
voltage VX(WI) can be either zero or a PTAT voltage generated through
a second SCM operating in weak inversion (M3 and M4). Due to the
metastable nature of this current source, a start-up block is required to
bias the circuit in the stable operating point.
IOUT
VX(MI) VX(WI)
MI WIWI
VSS
M9M8
M2
M1 M3
M4
K 1
N 1 J P
VDD
M6 M7 M10M5 M11
1
Figure 5: Self-biased current source [8].
For the first time in [8] the current source design was done in
all the regimes of the MOS transistor, including weak and moderate
inversion, excluding strong inversion, using the Advanced Compact
MOSFET (ACM) model [16, 17] which introduces a reduced number
of equations to represent adequately the behavior of the transistor in
terms of the inversion level in all the operation regions.
In [18], the circuit shown in Fig. 6 is proposed. In this case,
one SCM operating in strong inversion is used, and the operational
trans-resistance amplifier (ORA) formed by M3 - M8 replaces the single
PMOS current mirror. A PTAT voltage across M11 is generated by M1
and M2, which operate in weak inversion.
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CC
VSS
VDD
M2M1
M4M3 M6
M7
M5M9
M8
M11
M10
M12
VSS
Figure 6: Self-biased current source [18].
The feedback of this structure improves the Power Supply Rejec-
tion Ratio (PSRR) of the circuit. A compensation capacitor CC needs
to be incorporated to maintain the stability of the circuit, increasing the
required silicon area. The temperature compensated current reference
circuit proposed in [19] has a structure based on the circuit of Fig. 6,
including two modified SCMs with additional branches connecting the
base of bipolar transistors to adjust the temperature behavior of the
output current.
Some modern current sources have been designed using a variety
of techniques. In [20], the ultra-low power current reference shown
in Fig. 7, which is of low sensitivity to both temperature and supply
voltage is presented. All transistors operate in weak inversion, except
for M3, which operates in strong inversion in the linear region, and M4
in strong inversion in saturation region. In this circuit, a start-up circuit
is required to avoid the stable state in the zero-bias condition. PMOS
cascode current mirrors are used to improve the power supply rejection,
but at the expense of increasing the minimum supply voltage.
Finally, in [21] an all-MOS current reference circuit is presented.
The structure is based on the circuit described in [6], and it is very similar
to the circuit shown in Fig. 7, except for a branch that was removed to
reduce power consumption. The circuit equalizes the thermal slopes of
the gate voltage and the threshold voltage of the NMOS, reducing the
temperature coefficient of the output current at the cost of an increase
in the power consumption. Cascode devices were also used to improve
the PSRR performance.
29
IOUT
VSS
VDD
M2M1
M4M3
M6M5
M7
Figure 7: Self-biased current source [20].
Table 1 summarizes the main characteristics of the CMOS refe-
rence current sources found in literature, including technological process,
minimum supply voltage, power consumption, among others.
1.2 MOTIVATION
As seen in the previous section, most of the current reference
circuits found in the literature use CMOS transistors operating in
different regions. The SCM is a good option to generate a stable PTAT
low voltage to replace the passive components. Using two SCMs, as
shown in [8], increases the symmetry and the immunity to mismatch
variations. Despite the fact that the VFCM offers some advantages when
the transistors operate in weak inversion, the voltage transfer is not
precise enough and the circuit can be susceptible to current deviations.
In other references [5–7, 14], when two SCMs structures were used,
the operation regions of them were reduced only to weak and strong
inversion, and the design space of the intermediate inversion levels has
not been explored. If using a modular topology, the complete design
space can be expressed in terms of the specifications of the sub-blocks
of the circuit.
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1.3 OBJECTIVE
The main objective of this master dissertation is to develop a
design methodology and procedure of a modular CMOS SCM-based
self-biased current source in terms of the specifications of the sub-
blocks (operational amplifier, current mirror) to describe the complete
design space of such a current source. The analysis is made using the
equations of the ACM model, including the errors associated to the
basic components that forms the circuit: i) a unity gain current mirror,
and ii) an operational amplifier.
1.4 ORGANIZATION
This dissertation is organized as follows. In Chapter 2, the design
procedure of the current source in terms of the specifications of the sub-
blocks (operational amplifier, current mirror) is described. In Chapter 3,
the design of the sub-blocks of the self-biased current source is presented.
In Chapter 4, the schematic and post-layout simulation results of the
designed circuits are presented. Finally, the conclusions and suggestions
for further work are presented in Chapter 5.
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2 DESIGN METHODOLOGY OF A CMOS
SELF-BIASED CURRENT SOURCE
In order to develop a design methodology for the modular self-
biased current source, a model that correctly describes the behavior of
the MOS transistor in all regions of operation is required. Initially, in
this chapter, the ACM model will be briefly described; after that, the
design methodology of the self-biased current source will be introduced.
2.1 THE ADVANCED COMPACT MOSFET (ACM) MODEL
The ACM model gives the drain current of the MOSFET transis-
tor (ID) in terms of the forward (IF ) and reverse (IR) components in
all the operating regions [16] as
ID = IF − IR = ISQ S (if − ir) , (2.1)
where S = WL is the aspect ratio of the transistor, W is the channel
width, L is the channel length, if and ir are the forward and reverse
inversion levels, respectively, and ISQ is the normalized specific current
given by
ISQ =
1
2
µC ′oxnφ
2
t . (2.2)
Expressing the inversion levels in terms of the normalized inver-
sion charge densities results in
if(r) =
[
q′IS(D) + 1
]2
− 1, (2.3)
where q′IS and q
′
ID are the normalized inversion charge densities at
source and drain, respectively. Replacing (2.3) in (2.1) yields
ID = ISQ S
[
(q′IS + 1)
2 − (q′ID + 1)2
]
. (2.4)
The relation between the normalized charge densities and the
voltages, called the Unified Charge-Control Model (UCCM), is given
in [16] as
VP − VS(D)
φt
= q′IS(D) − 1 + ln
[
q′IS(D)
]
, (2.5)
where VS and VD are the source-to-bulk and drain-to-bulk voltages, and
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VP is the pinch-off voltage defined as
VP ≈ VG − VT0
n
, (2.6)
with VG being the gate-to-bulk voltage and VT0 the zero-bias threshold
voltage.
The relation between the normalized currents and the voltages,
called the Unified Current-Control Model (UCCM) obtained from (2.3)
and (2.5) is
VP − VS(D)
φt
= F
[
if(r)
]
=
√
1 + if(r) − 2 + ln
[√
1 + if(r) − 1
]
. (2.7)
From (2.5) is clear that the drain-to-source voltage VDS of the
transistor in all the operation regions is given by
VDS
φt
= q′IS − q′ID + ln
(
q′IS
q′ID
)
, (2.8)
or using (2.7) becomes
VDS
φt
=
√
1 + if −
√
1 + ir + ln
(√
1 + if − 1√
1 + ir − 1
)
. (2.9)
More details about the ACM model can be found in [16,17].
2.2 SELF-CASCODE MOSFET (SCM)
As seen in Section 1.1, the SCM is the core of several self-biased
current sources, commonly used as a PTAT low voltage generator. In
the SCM of Fig. 8, M1 is in triode region and M2 is in saturation region.
The current flowing through each transistor is
ID1 = ISQ S1 (if1 − ir1) = ID, (2.10)
ID2 ≈ ISQ S2 if2 = ID. (2.11)
Since VD1 = VS2, then ir1 = if2 . The equalization of the two
currents results in
if1 =
(
1 +
S2
S1
)
if2 = α1 if2 . (2.12)
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Applying UICM to both transistors, and since VP1 = VP2, the
intermediate voltage is
VREF = φt [F (if1)− F (if2)] = φt [F (α1 if2)− F (if2)] . (2.13)
M1
(Triode)
VREF
M2
(Sat)
ID
VDD
VSS
Figure 8: Self-cascode MOSFET.
Using (2.7) and (2.13), the first-order approximation of VREF for
α1 if2 << 1 is
VREF ≈ φt
[
ln (α1) +
α1 − 1
4
if2
]
. (2.14)
If M2 operates deep in weak inversion (if2 → 0), then (2.14)
reduces to
VREF → φt ln (α1) , (2.15)
which is a PTAT voltage with a slope dependent on the ratio of the
aspect ratios of the SCM transistors only.
2.3 CURRENT SOURCE DESIGN
The proposed current source in this master dissertation, shown
in Fig. 9, is based on the circuits presented in [7] and [8], with the main
difference that the VFCM is replaced by an ultra-low-power operational
amplifier to couple the intermediate voltages of the SCMs. The bulk of
all NMOS transistors are tied to the ground potential (VSS), while the
bulf of all PMOS transistors are tied to the voltage supply potential
(VDD).
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The concept of self-biasing of this circuit consist in mirroring the
output current to bias the operational amplifier connected in closed
loop [22] in order to force the intermediate voltages of both SCMs to be
the same. The SCM composed of M1 and M2 ideally operates deep in
weak inversion and generates a PTAT reference voltage VREF . The error
voltage source VER connected to the inverting input of the operational
amplifier represents the sum of the input offset voltage (VOS) and the
contribution of the threshold voltage mismatch of the SCM transistors.
If VER = 0, it follows from (2.13) and (2.15) that
ln (α1) = F (α3 if4)− F (if4) , (2.16)
where α1 = 1 +
S2
S1
and α3 = 1 +
S4
S3
. Thus, the inversion level of M4 is
constant and depends only on the geometric ratios α1 and α3, and the
output reference current ID = ISQ S4 if4 is proportional to the specific
current of M4.
VPULL IDID+  ID
MIWI
VREF
VDD
M2
VSS
M4
M1 M3
VX3
VER
M5 M6
Figure 9: Modular self-biased current source.
The operating point of the current source depends on the values
of α1 and α3, as shown in Fig. 10. For α1 << α3, M3 and M4 operate
at the high end of moderate inversion and the intersection of the two
VX (ID) is very precise. On the other hand, if α1 ≈ α3, the two curves
are close to each other, and the operating point is very sensitive to the
errors in the device parameter. Thus, to make the appropriate choice
of the moderate inversion level, it is important to assess the effect of
the circuit and device parameters errors on the operating point of the
current source.
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Figure 10: Operating point for different values of α.
2.3.1 Error Analysis
The current source in Fig. 9 is susceptible to variations caused
by mismatches in both the operational amplifier and the current mirror.
The effect of the input offset voltage on the inversion level of M4 is
∆if4
if4
=
VOS
φt
2√
1 + α3 if4 −
√
1 + if4
, (2.17)
as calculated in Appendix A. From (2.17), it is clear that, independently
of the input offset voltage, if M4 operates deep in strong inversion (i.e.
if4 >> 1) then the error in if4 is negligible. Strong inversion operation
is not appropriate in ultra-low-power circuits; therefore, it is important
to explore the design space of the circuit in terms of the mismatch of
the current mirror (∆ID/ID) and the value of VOS .
The normalized errors are
UOS =
VOS
φt
, (2.18)
εif4 =
1
2
∆if4
if4
. (2.19)
Replacing (2.3) in (2.17) and isolating the terms related to the
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normalized inversion charges gives
KMI =
UOS
εif4
= q′IS3 − q′ID3 . (2.20)
Thus, from (2.8), (2.16) and (2.20), the normalized inversion
charge densities of M3 can be calculated as
q′IS3 ≈ KMI
eUREF−KMI
(eUREF−KMI )− 1 , (2.21)
q′ID3 ≈ KMI
1
(eUREF−KMI )− 1 , (2.22)
where UREF =
VREF
φt
. The result is a set of possible solutions for aspect
ratios and inversion levels of the two SCMs transistors, as follows
if4 = (1 + q
′
ID3)
2 − 1, (2.23)
α3 =
(1 + q′IS3)
2 − 1
(1 + q′ID3)
2 − 1 , (2.24)
and the transistors aspect ratios are given by
S4 =
ID
ISQ if4
, S3 =
S4
α3 − 1 . (2.25)
By analyzing (2.21) and (2.22), it is clear that the design space
is in the interval UREF > KMI > 0. The asymptotic cases of (2.21) -
(2.25) are:
• If KMI → UREF , then q′IS3 ≈ q′ID3 → ∞. In this case, M3
operates deep in strong inversion in the linear region, α3 → 1, and
the ratio S4S3 tends to zero.
• If KMI → 0, then both q′IS3 and q′ID3 tend to zero, M4 operates
deep in weak inversion, and thus
α3 =
q′IS3
q′ID3
≈ eUREF ≈ α1, (2.26)
Based on the above considerations, it is clear that the design
interval for the SCMs is
1 < α3 < α1. (2.27)
39
The results for (2.23) and (2.24) are those presented in Fig. 11
and Fig. 12, respectively, for five different values of KMI , where 5% <
∆if4/if4 < 65% and 1 mV < VOS < 5 mV. The arrow indicates the
effect of increasing the value of KMI .
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KMI = 1.20
KMI = 1.40
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Figure 11: if4 vs. UREF , for different values of KMI .
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Figure 12: α3 vs. UREF , for different values of KMI .
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Replacing UREF = ln (α1) in, Fig. 12 can be replotted, to obtain
α3 in terms of α1, as shown in Fig. 13, where it is observed that α3 < α1.
20 4010 305 15 25 35
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16
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Figure 13: α3 vs. α1, for different values of KMI .
In Table 2, possible combinations of the specification to produce
the KMI values used in Fig. 12 and 13 are presented.
Table 2: ∆if4/if4 as function of VOS and KMI .
VOS
KMI
0.60 0.80 1.0 1.20 1.40
1 mV 12.87 % 9.65 % 7.72 % 6.43 % 5.51 %
2 mV 25.74 % 19.31 % 15.44 % 12.87 % 11.02 %
3 mV 38.61 % 28.96 % 23.17 % 19.31 % 16.53 %
4 mV 51.48 % 38.61 % 30.89 % 25.74 % 22.04 %
5 mV 64.35 % 48.26 % 38.61 % 32.17 % 27.54 %
On the other hand, assuming that M2 operates in weak inversion,
the normalized intermediate voltage UREF can be approximated using
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(2.14) as
UREF = ln (α1) +
(
α1 − 1
4
)
ID + ∆ID
ISQ S2
. (2.28)
The above expression can be split into two parts:
• The normalized reference voltage UREF generated by the weak
inversion SCM:
UREF = ln (α1) +
(
α1 − 1
4
)
if2 . (2.29)
• The error in the reference voltage produced by the current mirror
error is
∆VREF
φt
=
∆ID
ID
(
α1 − 1
4
)
if2. (2.30)
The normalized errors are
∆UREF =
∆VREF
φt
, (2.31)
εID =
1
2
∆ID
ID
. (2.32)
Combining (2.30)-(2.32) gives
KWI =
∆UREF
εID
=
(
α1 − 1
2
)
if2 =
1
2
S2
S1
if2 , (2.33)
and the transistors aspect ratios can be calculated as
S2 =
ID
ISQ if2
, S1 =
S2
α1 − 1 . (2.34)
For values of if2 below 0.1, the linear approximation (2.28) is
adequate. For larger values, the complete -all regions- expression (2.13)
should be used.
The results for (2.29) and (2.30) are those presented in Fig. 14
and Fig. 15, respectively, for five different values of KWI , where 5 µV
< ∆VREF < 2mV and 4 % < ∆ID/ID < 20 %. The arrow indicates
the effect of increasing the value of KWI .
Selecting a common UREF in Fig. 11, 12 and 14 generates a
solution for each SCM: (α1, if2) and (α3, if4), respectively.
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Figure 14: UREF vs. α1 for different values of KWI .
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Figure 15: if2 vs. α1 for different values of KWI .
In Table 3, possible combinations of the specification to produce
the KWI values used in Fig. 14 and 15 are presented.
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Table 3: ∆VREF as function of ∆ID/ID and KWI .
∆ID/ID
KWI
0.01 0.20 0.40 0.60 0.80
4 % 5.18 µV 0.1 mV 0.21 mV 0.31 mV 0.41 mV
8 % 10.4 µV 0.21 mV 0.41 mV 0.62 mV 0.83 mV
12 % 15.5 µV 0.31 mV 0.62 mV 0.93 mV 1.24 mV
16 % 20.7 µV 0.41 mV 0.83 mV 1.24 mV 1.66 mV
20 % 25.9 µV 0.52 mV 1.04 mV 1.55 mV 2.07 mV
The design methodology of the self-biased current source can be
represented by the simplified flowchart shown in Fig 16. The reference
voltage VREF is initially selected to maintain M1 and M3 in the linear
region (less than 4φt). By establishing the acceptable error ∆VREF , with
the aid of (2.33),the coefficient KWI is calculated, using the specification
of the current mirror mismatch (∆ID). The value of α3 is selected as
high as possible to bias SCM deep in weak inversion (if2 << 1). If if2
is not lower enough, another acceptable error must be considered and
α1 and if2 recalculated.
The same value of VREF is used to determine the inversion level
if4 . By establishing the acceptable error ∆if4 , with the aid of (2.20),
the coefficient KMI is calculated, using the specification of the input
offset voltage of the operational amplifier (VOS). In this case, α1 is
selected between the range of 1 and α3. With this value, and depending
on KMI , the inversion level if4 is obtained. If these values are not
appropriate, another acceptable error must be considered and α3 and
if4 recalculated.
With all the inversion levels and geometric ratios selected, the
dimensions of all the SCM transistors can be calculated, depending of the
desired output current (ID), which depends of the specific application
of the circuit. It is important to notice that in the design methodology,
the parameters α1 and α3 are selected as integer numbers.
2.3.2 Stability Analysis
The proposed current source contains two feedback loops that can
be easily identified in Fig. 9. The stability of the circuit is established if
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the negative feedback network gain is higher than the positive feedback
network gain. Looking at (2.30), if M2 operates deep in weak inversion,
(i.e. if if2 tends to zero) then the reference voltage is insensitive to
current variations, resulting in ∆VREF = 0. For this reason, the SCM
that operates with less inversion level must close the positive loop of
the circuit and the intermediate node of the SCM that operates in
moderate inversion must be connected to the non-inverting input of the
operational amplifier, as shown in Fig. 17.
yes
yes
no
no
Appropriate
(WI)?
Stop
Start
Reference voltage low enough to maintain 
M1 in the linear region (<100 mV).
Given a current mirror mismatch, deﬁne an 
acceptable error in reference voltage and 
calculate the coeﬃcient KWI.
The reference voltage deﬁnes a maximum
value of α1.
The inversion level of M2 is directly calculated.
Is M2 deep enough in weak inversion?
Given the input oﬀset voltage of the operational
ampliﬁer, deﬁne an acceptable error in the inversion
level of M4 and calculate the coeﬃcient KMI.
Choose a value of α3.
The inversion level of M4 is directly calculated.
Is the geometric ratio α3 in an acceptable value
(α3 < α1)?
The aspect ratios of all the transistor are calculated
in terms of the output current, which depends of the
speciﬁc application.
Appropriate
(MI)?
/
/ KWI
KMI
Figure 16: Flowchart used to design the self-biased current source.
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MI
VSS
M3
VDD
M4
VX3
M6
VPULL
VREF
VER
ID
Figure 17: Negative feedback loop of the circuit.
2.3.3 Area Optimization
The proposed current source can be designed targeting a minimum
area, considering that an area estimation can be obtained from the
aspect ratios and the inversion levels of the SCMs transistors. From 2.1,
the aspect ratio of the transistors in the linear region is:
S1,3 =
ID
ISQ
(
if1,3 − ir1,3
) , (2.35)
and the aspect ratio of the saturated transistors is
S2,4 =
ID
ISQ
(
if2,4
) . (2.36)
The area of a single transistor can be expressed as
A = WL = SL2. (2.37)
If M2 operates deep in weak inversion (i.e. if2 << 1), the aspect
ratios are greater than 1, thus the SCM area formed by M1 and M2 is
proportional to the sum of the aspect ratios of M1 and M2
A1,2 ∝ S1 + S2 = S2
α1 − 1 + S2 = S2
(
α1
α1 − 1
)
. (2.38)
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Using (2.33) and assuming VREF = φt ln (α1) results in
A1,2 ∝ S1 + S2 = ID
ISQ
1
2KWI
e
VREF
φt . (2.39)
On the other hand, if M4 operates in moderate inversion (i.e.
if4 ≥ 1), the aspect ratio are less than or equal than 1, thus the SCM
area formed by M3 and M4 is proportional to the sum of the inverse of
the aspect ratios of M3 and M4
A3,4 ∝ 1
S3
+
1
S4
=
α3 − 1
S4
+
1
S4
=
α3
S4
. (2.40)
Replacing (2.25) produces
A3,4 ∝ 1
S3
+
1
S4
=
ISQ
ID
if4α3 =
ISQ
ID
if3 . (2.41)
Finally, replacing (2.22) yields
A3,4 ∝ 1
S3
+
1
S4
=
ISQ
ID
{[
1 +KMI
eUREF−KMI
(eUREF−KMI )− 1
]2
− 1
}
. (2.42)
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Figure 18: Relative area of the SCM for different values of KMI .
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It is clear that the total area of both SCMs depends strongly on
the reference voltage. As it is clear from (2.39), the area of the SCM in
weak inversion increases exponentially with VREF . On the other hand,
the area of the SCM in moderate inversion decreases with VREF . Thus,
there is an optimum value for VREF which minimizes the total area
of the circuit. For a particular design, the possible values of relative
area in terms of the coefficient KMI are presented in Fig. 18, where the
arrow indicates the effect of increasing the value of KMI .
2.4 CHAPTER SUMMARY
A design methodology of a modular CMOS ultra-low-power self-
biased current source was developed based on the the ACM model in
terms of the specifications of the sub-blocks of the circuit. The design
space of the current source was described in terms of the input offset
voltage of the operational amplifier and the current mismatch of the
current mirror. With the obtained curves, a set of 8 current sources will
be designed in the next chapter, using different combinations of values
of α1 and α3.
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3 CURRENT SOURCE SUB-BLOCKS DESIGN
Nano-ampere current reference circuits are commonly used in
ultra-low-power circuits [6] [8] [23–25], some of them used in specific
applications [26,27]. In this chapter, the design of each sub-block of the
current source is presented. According with (2.1), the aspect ratio of
the SCM transistors, depends strongly on the desired output current.
For a particular case, a 1 nA current source will be designed in this
dissertation. The design of the SCMs is based on the methodology
described in the previous chapter, assuming the admissible variations of
the circuit are determined by the operational amplifier and the current
mirror errors.
3.1 SELF-CASCODE MOSFETS
Each one of the SCMs are formed by the series and parallel
association of unity transistors as shown in Fig. 19, increasing the
matching between both structures and reducing the threshold voltage
variations caused by imperfections in the fabrication process, including
ion implantation, oxidation and etching [28]. As commented previously,
one important feature of the SCMs is the choice of the geometrical
parameters α1 and α3 as integer numbers in order to facilitate the
placement in the layout.
M1
M2
VSS
n
α - 1
n n
WU
LU
WU
LU
n
WU
LU
WU
LU
Figure 19: Series and parallel association in a SCM.
50
In the design of the SCM that operates in weak inversion, one
design restriction was found. If if2 << 1, then the drain voltage of M2
can be deduced from (2.7), using the first-order approximation (2.14):
VD2 = VG2 = VT0 + n
{
VREF + φt
[
if2
2
− 1 + ln
(
if2
2
)]}
. (3.1)
With the extracted parameters presented in Appendix C, the
calculated drain voltages for the SCM implemented with regular VT0
(thin oxide) and medium VT0 (thick oxide) NMOS transistors are those
presented in Table 4, for two reference voltages VREF = 2φt and VREF =
3φt.
Table 4: Drain voltages of SCM with regular and medium VT0 NMOS
operating at different weak inversion levels.
Regular VT0 Medium VT0
VREF if2 VD2 VD2
2φt
0.1 172 mV 396 mV
0.01 110 mV 310 mV
0.001 48 mV 225 mV
3φt
0.1 199 mV 434 mV
0.01 136 mV 348 mV
0.001 74 mV 262 mV
If if2 << 1 the drain voltages of the regular VT0 transistor are
not enough to maintain M2 in saturation. Even in the most favorable
case (i.e. if2 = 0.1), the drain voltage has a Complementary-to-Absolute
Temperature (CTAT) behavior due to the strong dependence on VT0 [29],
as shown in (3.1), and for high temperatures the transistor could not be
in saturation anymore. Due to this issue, the best option to adequately
explore the design space of the current source is using medium VT0
transistors to implement both SCMs.
Both reference voltages presented in Table 4 were selected to
design a set of self-biased current sources. The maximum practical
values of α1 are 7 in the first case and 20 in the second case. The
possible combinations of α1 and α3 were selected from the procedure
presented in Chapter 2 and their values are presented in Table 5.
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Table 5: Aspect ratio and inversion levels of the SCMs selected for 8
different current sources.
Weak Inversion Moderate Inversion
VREF α1 if1 if2 α3 if3 if4
2φt
7 0.261 0.0373 5 2.5 0.499
7 0.261 0.0373 3 10.1 3.35
6 1.14 0.19 3 10.1 3.35
6 1.14 0.19 4 4.86 1.21
3φt
19 0.242 0.0127 13 2.33 0.179
19 0.242 0.0127 15 1.45 0.0965
17 0.773 0.0455 11 3.52 0.32
15 1.45 0.0965 11 3.52 0.32
A typical layout of a SCM designed for one of the implemented
current source is shown in Fig. 20. Unity transistors with multiple fingers
arrangement and interdigitation were selected for these structures. In all
of these transistors, the current is flowing in the same direction. Dummy
transistors were used around the structure to resolve the edge effect
problem and to improve the matching of the devices [28]. A guard-ring
was connected around the structure to guarantee the adequate substrate
polarization to avoid latch-up effects.
Despite using medium VT0 transistors in all of the SCM, the
designed current sources were able to operate at supply voltages below
1 V as will be presented in Chapter 4.
3.2 OPERATIONAL AMPLIFIER
The operational amplifier used in the modular current source is
a well-known PMOS input symmetrical Operational Transconductance
Amplifier (OTA) [30] presented in Fig. 21. Due to the ultra-low-power
requirement of the circuit, the OTA must be designed carefully, with
transistors operating in weak and moderate inversion.
Instead of using series-parallel association [31], all of transistors
of the current mirrors of the OTA are of the trapezoidal type [32], in
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M1 400 nm 10x10 m
M2 10x400 nm 10x10 m
Figure 20: Layout and dimensions of a typical SCM.
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VDD
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CL
Figure 21: PMOS input symmetrical OTA.
order to obtain a high DC gain without the drawback of degradation of
the frequency response which would result if the equivalent long-channel
transistor were used. The trapezoidal transistor is an association of unity
transistors connected as shown in Fig. 22. The equivalent dimensions are
WEQ = mWU LEQ = (m+ 1)LU , (3.2)
where WU and LU are the width and length of the unity transistors.
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Figure 22: NMOS trapezoidal association.
The unity-gain frequency of the OTA in Fig. 21 is [16]
fu =
gm1,2
2piCL
. (3.3)
Fig. 9 shows that the output of the OTA is loaded with the gates
of the PMOS current mirror. Considering that the gate capacitance
of these transistors cannot exceed 2 pF, and if the OTA is biased by
the same nano-ampere output current, the unity-gain frequency of the
OTA (fu) could be limited in the range of kHz. In the situation where
fu = 1kHz, the resulting transconductance of the differential pair is
gm1,2 = 2pifuCL = 12.56
nA
V
. (3.4)
In the ACM model, the gate transconductance for a saturated
transistor is expressed as [16]
gm =
2 ID
nφt
1√
1 + if + 1
. (3.5)
In order to increase the transconductance-to-current ratio, the
differential pair operates in weak inversion. In the case of if1,2 = 0.01,
the tail current of the OTA can be calculated using (3.5) as
IBIAS = 2 ID = gm1,2nφt
(√
1 + if1,2 + 1
)
= 0.929 nA. (3.6)
For the same reasons mentioned in Section 3.1, medium VT0
transistors were selected to design the OTA. An inconvenient of this
amplifier is that both input voltages are near to ground potential (2φt
and 3φt). Thus, source follower level shifters [33] were used on the input
of the differential amplifier to increase the input voltages. This solution
is shown in Fig. 23, where the source follower transistors (ML1 and
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ML2) are biased with two additional branches of the current source.
M1 M2
M3
V+V-
M9
1     :     1 M4 1     :     1
VPULL
VOUT
M8
M6
CL
M5
M7
VSS
VDD
ML1 ML2
MP2MP1
Figure 23: Symmetrical OTA with source follower level shifters.
In Table 6 the aspect ratios and the inversion levels of the tran-
sistors used in the OTA are summarized.
Table 6: Dimensions of the OTA transistors.
Transistor if W L
M1,2 0.01 4.8 µm 2 µm
ML1,2 0.01 4.8 µm 2 µm
M3,4,5,6 0.1 2.5 µm 20 µm
M7,8,9 2 1 µm 20 µm
MP1,2 2 1 µm 20 µm
The layout of the symmetrical OTA with source follower level
shifters is presented in Fig. 24. All of the NMOS and PMOS current
mirror transistors are distributed in interdigitated structures. The use
of level shifters at the input of the OTA contributes to increase the
input offset voltage. To alleviate this drawback, the source follower
transistors have the same dimensions of the differential pair and they
were placed in the same common centroid structure to increase the
matching between them [28]. The details of the layout of the differential
pair are presented in Fig 25.
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PMOS 
MIRROR
DIFF 
PAIR
Figure 24: Layout of the symmetrical OTA.
M1 M1 M2 M2
M2 M2 M1 M1
ML1 ML1 ML2 ML2
ML2 ML2 ML1 ML1
ID9IDP1 IDP2
Figure 25: Layout of the input differential pair and source follower
transistors.
3.2.1 Input Offset Voltage
The input offset voltage (VOS) of the OTA represents the tran-
sistor mismatches and corresponds to the differential input voltage
required for the output current to be equal to zero [16]. The standard
deviation of the offset voltage of a differential pair can be calculated
using the Pelgrom’s model of mismatch [16] [34] as
σ2 (VOS) =
A2V T
WL
+
(
ID
gm
)2 A2β
WL
, (3.7)
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where A2V T is the threshold mismatching coefficient and A
2
β is the
specific current mismatching coefficient, both depending on technological
parameters. Replacing (3.5) in (3.7) yields
σ2 (VOS) =
A2V T
WL
+
(
nφt
√
1 + if1,2 + 1
2
)2
A2β
WL
. (3.8)
The input offset voltage is proportional to the inverse square root
of the transistor area. If the differential pair transistors operate in the
weak inversion, the specific current mismatch is minimized.
The input offset voltage of the circuit presented in Fig. 21 cor-
responds to the threshold voltage mismatch of the differential pair in
addition of the mismatches of the pairs M3−M4, M5−M6 and M7−M8.
Assuming that the specific current mismatch does not play an important
role, VOS is mostly affected by the threshold voltage mismatches [16],
yields
σ2 (VOS) ≈
A2V TP
WL1,2
+
(
gm3,4
gm1,2
)2 A2V TN
WL3,4
+
(
gm5,6
gm1,2
)2 A2V TN
WL5,6
+(
gm7,8
Bgm1,2
)2 A2V TP
WL7,8
. (3.9)
3.3 CURRENT MIRROR
The simple PMOS current mirror presented in Fig. 26 is used in
the current source to copy the current from a branch to another. For
simplicity, a unity-gain current mirror was used, but the design can be
extended to different current proportionality factors.
Although the current mirror is formed by identical transistors,
inaccuracies in current mirroring are mainly caused by mismatch in their
threshold voltages caused by process variations, and differences between
their drain voltages produced by the channel modulation effect [22].
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VPULL IDID+  ID
VDD
M5 M6
VD2 VD4
Figure 26: PMOS current mirror.
The layout of the current mirror is presented in Fig. 27. Additio-
nal branches used to bias the OTA and the level shifters are included
in the structure, where all the transistors were placed in interdigitated
distribution with identical separations between them to mitigate the
mismatch and process variation effects. PMOS unity transistors of
1 µm/40 µm were used to design the current mirrror. MP1 and MP2
transistors correspond to the series association of two unity transistors
to decrease in half the reference current to bias the level shifters.
M9
M6
M5
MP1
MP2
Figure 27: Layout of the PMOS current mirror.
3.4 START-UP
Due to the metastable nature of the self-biased current source,
two possible stable states exist [22]: one corresponds to the quasi-
equilibrium or zero-bias state, and the other corresponds to the desirable
equilibrium state. To ensure that the current source is biased in the
stable equilibrium state, the negative feedback gain of the current
source must be dominant over the positive feedback gain. The common
mechanism to guarantee this condition is using a start-up sub-block [35].
For the designed current source, the start-up proposed is presented
in Fig. 28. The capacitor CST is slowly charged through P1 whereas
the VPULL node is pulled to ground, forcing the current mirror to drive
current in both SCMs until the inverter formed by N1 and P3 changes
its output state. At this point, the node VPULL is released, and CST
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rapidly reaches VDD due to the action of P2. In this way the start-up
stops driving current and the OTA correctly closes the loop reducing the
positive feedback gain, bringing the circuit to the desired equilibrium
state where the start-up has no effect anymore. Despite this circuit
is operating in open loop configuration (no one internal voltage node
of the current source is being tracked), the current source reaches the
stable state in a relative short period.
VSS
VPULL
N1
VDD
N2
P1 P2
P3
CST
Figure 28: Start-up circuit.
The layout of the start-up is presented in Fig. 29. The capacitor
CST was implemented with 9 NMOS transistors connected in parallel.
The start-up structure is not very susceptible to mismatch, however the
routing and placement of the components were carefully chosen.
CST
PMOS
NMOS
Figure 29: Layout of the start-up.
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3.5 CHAPTER SUMMARY
All the sub-blocks of the CMOS ultra-low-power self-biased cur-
rent source were designed, using the input specifications and defining
some restrictions, in the particular case of the unity-gain frequency of
the OTA. The schematic and layout of these sub-blocks were carefully
designed to minimize the mismatch variations. To evaluate the per-
formance of these sub-blocks and the complete current source, various
simulations were performed. Simulation results will be presented in the
next chapter.
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4 SIMULATION RESULTS
In this chapter, the schematic and post-layout simulation results
of the current source are presented to validate the design methodology
described in Chapter 2. Different simulations were performed to measure
the main parameters of the sub-blocks and the complete circuit. The
obtained results will later serve to determine the performance of the
circuit.
4.1 OPERATIONAL TRANSCONDUCTANCE AMPLIFIER
Basic simulations to measure the main parameters of the OTA
were performed. Despite the input offset voltage is the higher source
of errors in the current source and the OTA is going to be used in DC
condition, these main parameters were obtained using AC simulation.
4.1.1 AC Simulation Results
An AC simulation was used to verify the main features of the
OTA in the frequency domain. In this simulation, the DC gain, the
phase margin and the unity-gain frequency were measured. The results
of the post-layout simulation are presented in Fig. 30.
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Figure 30: AC simulation results of the OTA: (a) gain, and (b) phase.
A relative high gain OTA is desirable to equalize the intermediate
voltages of both SCMs and remain the closed loop in the stable state.
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Typical simulations showed that the amplifier has a DC gain of 51.39
dB, a phase margin of 67.97◦, a unity-gain frequency of approximately
1 kHz, consuming only 3 nA.
4.1.2 Statistical Simulation Results
A Monte Carlo sampling simulation was performed to measure
the input offset voltage of the OTA caused by both random errors
and systematic errors, the latter caused by the amplifier asymmetry.
One thousand simulations were run to obtain the statistical results.
In Fig. 31 the histogram of the obtained variations of the input offset
voltage of the OTA is presented. The obtained input offset voltage for
3σ variation is near 5 mV. This is a good value, because it was shown
in the design methodology presented in Chapter 2 that such results are
coherent with the specifications selected.
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Figure 31: Monte Carlos simulation results for the OTA input offset
voltage.
4.2 CURRENT SOURCE
According to the design methodology, a set of 8 current sources
were designed with geometric ratios, inversion levels, and reference
voltages as summarized in Table 5. The circuits were designed to
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generate a 1 nA output current, having a quiescent current of 5 nA.
4.2.1 DC Simulation Results
To measure the supply voltage dependence of the current source,
a DC simulation was performed by sweeping the value of the VDD from
0 to 2 V. In Fig. 32 and Fig. 33, the DC simulation results for the 4
current sources designed with VREF = 2φt are presented. In Table 7
these results are summarized.
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Figure 32: Reference current of the 4 current sources with VREF = 2φt.
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Figure 33: Reference voltage of the 4 current sources with VREF = 2φt.
Table 7: DC simulation results for the current sources with VREF = 2φt.
α1 α3 ID VREF Line Regulation
7 5 0.975 nA 57.95 mV 0.11 %/V
7 3 0.942 nA 57.98 mV 0.05 %/V
6 3 0.974 nA 58.51 mV 0.06 %/V
6 4 1.013 nA 58.36 mV 0.11 %/V
In Fig. 34 and Fig. 35, the DC simulation results for the 4 current
sources designed with VREF = 3φt are presented. In Table 8 these
results are summarized.
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Figure 34: Reference current of the 4 current sources with VREF = 3φt.
Table 8: DC simulation results for the current sources with VREF = 3φt.
α1 α3 ID VREF Line Regulation
19 13 1.073 nA 88.91 mV 0.12 %/V
19 15 1.233 nA 89.22 mV 0.1 %/V
17 11 1.169 nA 89.13 mV 0.09 %/V
15 11 1.118 nA 88.82 mV 0.13 %/V
In most of designed current sources, a fine tune in the width of
the SCM transistors was performed to adjust the value of the reference
current near to 1 nA. However, none of the designed current sources
produced the selected reference voltage. One possible cause is the
inaccuracy of the transistor model used by the simulator.
66
0 210.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8
0
20
40
60
80
10
30
50
70
90
Supply Voltage [V]
Re
fe
re
nc
e 
Vo
lta
ge
 [m
V]
(a)
0 210.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8
0
20
40
60
80
10
30
50
70
90
Supply Voltage [V]
Re
fe
re
nc
e 
Vo
lta
ge
 [m
V]
(b)
0 210.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8
0
20
40
60
80
10
30
50
70
90
Supply Voltage [V]
Re
fe
re
nc
e 
Vo
lta
ge
 [m
V]
(c)
0 210.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8
0
20
40
60
80
10
30
50
70
90
Supply Voltage [V]
Re
fe
re
nc
e 
Vo
lta
ge
 [m
V]
(d)
Figure 35: Reference voltage of the 4 current sources with VREF = 3φt.
Fig. 36 shows the dependence of the reference current on both
temperature and process spreading. As it was previously mentioned, the
output current is proportional to the specific current of M4. According
to (2.2), and from the parameter extraction presented in Appendix C,
this current approximates a PTAT behavior, showing that the mobility
has an approximate negative linear dependence with the temperature.
4.2.2 Statistical Simulation Results
To validate the design methodology, two current sources with
the same reference voltage and different geometric ratios were selected
to compare their performance and determine the influence of different
values of α3. The two selected current sources have the following
geometric ratios: i) α1 = 7 and α3 = 5, and ii) α1 = 7 and α3 = 3.
Fig. 37 shows the Monte Carlo simulation results for the reference
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Figure 36: Temperature dependence of ID with VREF = 2φt.
current (ID) and the reference voltage (VREF ) for the current source
with VREF = 2φt, α1 = 7 and α3 = 5. The circuit is very sensitive
to variations in ID caused by the voltage error VER. Unlike this, the
reference voltage is less sensitive to mismatch and process variations (a
standard variation of 1.21 mV only).
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Figure 37: Monte Carlo simulation results for: (a) ID, and (b) VREF
with α1 = 7 and α3 = 5.
The Monte Carlo simulation results were also employed to validate
the statistical results of the current source with the admissible errors
used to describe the design space in Chapter 2. In Fig. 38, the statistical
simulation results for ∆ID/ID and VER are presented. It is clear that
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the values obtained for ∆ID/ID are less than those used to define the
design space. Also, it is important to notice that VER includes the
contribution of the input offset voltage of the OTA and the threshold
voltage mismatch of the SCM transistors. The direct effect of VER is
the variation in the reference current defined by M4, because as was
anticipated in Chapter 2, the maximum variations in the inversion level
of M4 can be as high as 50% for an input voltage of 5 mV.
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Figure 38: Monte Carlo simulation results for: (a) ∆ID/ID and (b)
VER with α1 = 7 and α3 = 5.
Fig. 39 shows the Monte Carlo simulation results for ID and
VREF for the current source with VREF = 2φt, α1 = 7 and α3 = 3. The
circuit is a little less sensitive to variations in ID, with a reduction in
the standard variation of the reference current of 0.38 nA to 0.225 nA.
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Figure 39: Monte Carlo simulation results for: (a) ID, and (b) VREF
with α1 = 7 and α3 = 3.
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In Fig. 40, the statistical simulation results for ∆ID/ID and VER
are presented. The values obtained of ∆ID/ID and VER are very similar
to those obtained in the previous case because the same SCM in weak
inversion was used to generate VREF .
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Figure 40: Monte Carlo simulation results for: (a) ∆ID/ID and (b)
VER with α1 = 7 and α3 = 3.
4.3 START-UP
The start-up circuit, which provides a stimulus to bring the
current source to the desired equilibrium state, was tested for both fast
and slow variations of the supply voltage.
4.3.1 Transient Simulation Results
To test the start-up appropriately, transient simulations were run
for VDD increasing linearly from 0 to 2 V. Two cases were considered:
i) the VDD ramp rises quickly in an interval of 100 µs, and ii) the ramp
rises slowly rising in an interval of 10 ms.
For the first case, shown in Fig. 41, it is observed that (in a
short period time) the current mirror forces a high transient current to
flow through the SCM branches, until a certain supply voltage value
is reached. At this point, the current through N2 tends to zero, the
start-up stops consuming current, and the OTA closes the loop in the
stable state, adjusting the output current in the designed value.
For the second case, shown in Fig. 42, it is observed that (also in
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Figure 41: Output current with the influence of the start-up with a fast
ramp in VDD .
a relative short period time) the current mirror is forced to drive current
through the SCMs. Due to the slow change in VDD, the transient
current is lower than in the first situation. Also in this case, meanwhile
the supply voltage reaches the maximum value, the OTA closes the loop
in the stable state; however, in this case, the settling time of the current
source is higher.
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Figure 42: Output current with the influence of the start-up with a
slow ramp in VDD.
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Despite the current source reaches the stable state by the effect of
the start-up, the initial transient current goes to values higher than 200
nA when the supply voltage rises in a short interval of time. This effect
can be removed designing a start-up with closed loop configuration to
track some internal voltage nodes of the current source and reduce the
transient current peak.
By removing the start-up of the current source, the difference
of the circuit response becomes very slow. Fig. 43 shows that, if the
start-up is not included, the settling time of the current source is much
higher in comparison with the two latter situations, independently of
the supply voltage ramp duration. The OTA slowly closes the loop in
the stable state because the SCMs are charged with a small amount of
current. Since the current source is employed to bias another circuits, a
design requirement to improve its performance is to reduce the settling
time.
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Figure 43: Output current without the influence of the start-up.
4.4 CHAPTER SUMMARY
A set of 8 self-biased current sources were simulate to validate the
design methodology and the performance of the circuit. AC and Monte
Carlo simulations were performed to evaluate the main features of the
OTA. DC simulation results of the 8 designed current sources were
presented, showing that the variation in the output current is strongly
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dependent on the input offset voltage. However, the variation can be
slightly reduced choosing an adequate value of α3. Finally, transient
simulation results demonstrate the importance of using a start-up in
this circuit to avoid the operation of the current source in the zero-bias
state.
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5 CONCLUSIONS AND FUTURE WORKS
5.1 CONCLUSIONS
In this dissertation, a design methodology of an ultra-low-power
self-biased current source using modular sub-blocks has been developed.
The design procedure is based on the specifications of the sub-blocks and
the admissible errors produced by the random variations of the matched
transistors. A design space of the current source in terms of these errors
was presented, where the dimensions and the inversion levels of all the
SCM transistors were calculated using the equations of the ACM model,
which describe all the operation regions of the transistor.
Different simulations were performed to validate the design metho-
dology and the performance of the designed current sources. Monte
Carlo analysis allowed to estimate the main design parameters, the
input offset voltage of the OTA and the mismatch in the current mirror,
generated by process variations. As expected, the deviations in the
reference current were slightly reduced by increasing the inversion level
of transistor M4, and, as a consequence, reducing the geometric ratio
α3. In some cases this improvement is not feasible because it would be
necessary to use too many transistors in series association, increasing
the total area of the circuit.
AC and DC simulations were also performed to verify the perfor-
mance of each one of the sub-blocks and the operation of the complete
circuit Even though this circuit mostly operates in DC condition, the AC
parameters will determine the stability of the circuit owing the current
source contains two feedback loops. A relative high DC gain is desirable
to obtain a more accurate response in the closed loop configuration,
whereas an appropriate phase margin is needed to avoid oscillations.
The symmetrical OTA designed in the dissertation allowed to satisfy
these two conditions.
Temperature and supply voltage dependence of the current source
were measured using DC simulations. In the first case, the output current
has an approximate PTAT dependence, as described in Chapter4. On
the other hand, using an OTA instead of a VFCM, the transfer of the
intermediate voltage is more accurate and the line regulation can be
improved.
In this type of circuits where a positive feedback loop is involved.
the use of an additional sub-block to bring the circuit in the desirable
equilibrium state is fundamental. Although the designed start-up pro-
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duced the expected results, this circuit has some restrictions because
it operates in a open loop configuration. To reduce the high transient
current generated by the start-up, a closed loop configuration must be
implemented.
A set of 8 current sources were designed to generate a 1 nA
output current, with a quiescent current of 5 nA for each current source.
Depending of the application, the output current is selected, and the
dimensions of the SCM transistors will be calculated according to this
value. In this particular situation, the designed output current will
serve to bias some blocks used in ultra-low-power systems. Currently
current source topology is being used in a project in progress developed
by a master student of the Integrated Circuits Laboratory (LCI) in the
Federal University of Santa Catarina (UFSC), consisting in a MOSFET-
based radiation dosimeter.
5.2 FUTURE WORK
One of the limitations of the designed current source is the low
value of the reference voltage, which increases the errors of the circuit.
A way to reduce this error could be to increase this voltage by stacking
a set of matched SCMs, as described in [15]. Using this technique, the
source follower level shifters would not be necessary in the input of
the OTA and the input offset voltage could be reduced. Other OTA
topologies, additional improvements in the layout and offset cancellation
techniques could be explored to reduce the input offset voltage.
To reduce the deviations in the current that flows across the two
branches of the circuit, a cascode current mirror topology could be
implemented, improving the PSRR of the circuit. The negative impact
of this implementation is the increasing of the minimum supply voltage.
Another aspects related to stability and noise of the current source are
subject of future studies.
To improve the transient response of the current source and reduce
the high current peak, a start-up block with closed-loop configuration
must be explored, when some internal voltage node of the current source
is tracked.
Finally, to fully validate the design methodology, a set of 8 current
sources designed in GlobalFoundries CMOS 130 nm were submitted for
fabrication through MOSIS Educational Program. Measurements will
be performed in the laboratory to compare the experimental results
with the post-layout simulation results.
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APPENDIX A -- ERRORS IN THE CURRENT SOURCE
The operational amplifier and the SCMs introduce errors in
the current source due to the input offset voltage and the threshold
voltage mismatch, as a direct consequence of process imperfections and
mismatch problems. In this appendix the effect of these variations in
the inversion level of the saturated transistor M4 is deduced.
A.1 ERRORS DUE TO THE INPUT OFFSET VOLTAGE OF THE
OPERATIONAL AMPLIFIER AND THE THRESHOLD VOL-
TAGE MISMATCH OF THE SCM TRANSISTORS
The mismatch between M3 and M4 is represented by the diffe-
rence between the threshold voltages as
∆VT0 = VT04 − VT03 . (A.1)
From (2.7), the intermediate voltage VX3 in Fig. 9, including the
threshold voltage mismatch, is
VX3 = φt [F (α3 if4)− F (if4)] +
VT03 − VT04
n
. (A.2)
Introducing the effect of the input offset voltage, the intermediate
voltage becomes
VX3 + VOS +
∆VT0
n
= φt {F [α3 (if4 + ∆if4)]− F (if4 + ∆if4)} .
(A.3)
The error voltage source VER connected to the inverting input of
the operational amplifier corresponds to the contribution of the input
offset voltage of the operational amplifier and the mismatch of the SCM
transistors. By doing the linear interpolation around if4 , yields
VX3 + VER = φt [F (α3 if4) + F
′(α3 if4) (α3 ∆if4)]−
φt [F (if4) + F
′(if4) (∆if4)] . (A.4)
The variation caused by the offset voltage can be easily identified
as
VER = φt [F
′(α3 if4) (α3 ∆if4)]− φt [F ′(if4) (∆if4)] . (A.5)
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Replacing the derivatives of the function results in
VER =
φt
2
{
α3 ∆if4√
1 + α3 if4 − 1
− ∆if4√
1 + if4 − 1
}
, (A.6)
and simplifying (A.6) yields
VER =
φt
2
∆if4
if4
(√
1 + α3 if4 −
√
1 + if4
)
. (A.7)
Since the input offset voltage is the dominant source error of the
circuit, a valid approximation is VER ≈ VOS , given as result (2.17).
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APPENDIX B -- LAYOUT OF THE SUBMITTED
INTEGRATED CIRCUITS
A set of 8 current sources were designed in GlobalFoundries
CMOS 130 nm and submitted for fabrication hrough MOSIS Educational
Program. In this appendix, the layout of two designed current sources
are presented. The other current sources have similar dimensions, and
the distribution of the sub-blocks is the same.
B.1 COMPLETE CURRENT SOURCE
In Fig. 44, the layout of a current source with VREF = 2φt,
α1 = 7 and α3 = 5 is presented, with an occupied area of 0.0213 mm
2
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Figure 44: Layout of a current source with VREF = 2φt.
In Fig. 45, the layout of a current source with VREF = 3φt,
α1 = 15 and α3 = 11 is presented, with an occupied area of 0.028mm
2.
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Figure 45: Layout of a current source with VREF = 3φt.
In Table 9, the area of each designed current source current is
presented.
Table 9: Total Area of each one of the designed current sources.
VREF α1 α3 Width Length Area
2φt
7 5 185 µm 115 µm 0.021 mm2
7 3 185 µm 115 µm 0.021 mm2
6 3 185 µm 115 µm 0.021 mm2
6 4 193 µm 115 µm 0.022 mm2
3φt
19 13 231 µm 115 µm 0.027 mm2
19 15 240 µm 115 µm 0.028 mm2
17 11 234 µm 115 µm 0.027 mm2
15 11 226 µm 122 µm 0.028 mm2
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APPENDIX C -- PARAMETER EXTRACTION OF THE
CMOS GLOBALFOUNDRIES 130 NM
TRANSISTORS
In this appendix, the parameter extraction procedure of regular
and medium VT0 transistors of the GlobalFoundries CMOS 130 nm
technology (i.e. the one used in this master dissertation) is presented,
according to the parameter extraction methodology described in [16]
and [36]. The main parameters of the transistor (namely, VT0, ISQ, and
n) were extracted from the gm/ID vs VG characteristic curve of the
circuit configuration presented in Fig. 46.
VSS
VG
VDS
VSS
VDD
VDD-VDSVG
Figure 46: Circuit configuration for the parameter extraction.
In the gm/ID vs VG curve, the point where gm/ID drops around
half (53.1%) of its peak value is measured. The gate voltage obtained
at this point is VT0 and the corresponding current is 0.88 ISQ W/L.
The same configuration was used for both type of transistors, with
VDS = φt/2. For measuring the temperature dependence of the specific
current of the transistors, a DC simulation with temperature sweeping
was performed in the range between -20◦C and 60◦C, using a PTAT
drain-to-source voltage source.
C.1 REGULAR VT0 (THIN OXIDE) TRANSISTOR
In Fig. 47 the characteristic gm/ID vs VG curve of a 1 µm/1 µm
regular VT0 NMOS transistor is presented. The circle corresponds to
the point which gm/ID = 0.531 (gm/ID)max.
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Figure 47: Transconductance-to-current of a regular VT0 NMOS vs.
gate voltage for VDS = φt/2.
Table 10: Simulated parameters of regular VT0 NMOS transistor for
different aspect ratios.
Parameter 1µm/1µm 1µm/2µm 1µm/5µm 1µm/10µm
VT0 223.8 mV 205.2 mV 193.5 mV 189.8 mV
ISQ 191.8 nA 196.6 nA 201.8 nA 205 nA
n 1.038 1.039 1.041 1.045
Table 11: Simulated parameters of regular VT0 PMOS transistor for
different aspect ratios.
Parameter 1µm/1µm 1µm/2µm 1µm/5µm 1µm/10µm
VT0 258.5 mV 248.4 mV 243 mV 241.9 mV
ISQ 37.11 nA 36.72 nA 36.72 nA 37.13 nA
n 1.207 1.199 1.199 1.203
C.2 MEDIUM VT0 (THICK OXIDE) TRANSISTOR
In Fig. 48 the characteristic gm/ID vs VG curve of a 1 µm/1 µm
medium VT0 NMOS transistor is presented. The circle corresponds to
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the point which gm/ID = 0.531 (gm/ID)max.
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Figure 48: Transconductance-to-current of a medium VT0 NMOS vs.
gate voltage for VDS = φt/2.
Table 12: Simulated parameters of medium VT0 NMOS transistor for
different aspect ratios.
Parameter 1µm/1µm 1µm/2µm 1µm/5µm 1µm/10µm
VT0 502.7 mV 483.8 mV 469.9 mV 465.1 mV
ISQ 102.6 nA 106.6 nA 109.8 nA 111.5 nA
n 1.314 1.317 1.321 1.326
Table 13: Simulated parameters of medium VT0 PMOS transistor for
different aspect ratios.
Parameter 1µm/1µm 1µm/2µm 1µm/5µm 1µm/10µm
VT0 467.5 mV 458 mV 452.4 mV 450.8 mV
ISQ 30.2 nA 30.87 nA 31.24 nA 31.54 nA
n 1.421 1.425 1.432 1.438
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C.3 TEMPERATURE DEPENDENCE OF THE SPECIFIC CUR-
RENT OF NMOS TRANSISTORS
Using a PTAT drain-to-source voltage source, it was possible
to extract the temperature behavior of the specific current for both
regular and medium VT0 NMOS transistors; the corresponding results
are presented in Fig. 49 and Fig. 50. Opposite behavior of the specific
currents with the temperature occurs mainly to the differences in the
doping concentrations of regular and medium VT0 transistors.
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Figure 49: Temperature dependence of the specific current of a regular
VT0 NMOS transistor.
0-20 20 40 60-10 10 30 50
100
80
120
90
110
75
85
95
105
115
Temperature [°C]
Re
fe
re
nc
e 
Cu
rre
nt
 [n
A]
Figure 50: Temperature dependence of the specific current of a medium
VT0 NMOS transistor.
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APPENDIX D -- MEASUREMENTS RESULTS OF THE
PROOF OF CONCEPT OF THE
CURRENT SOURCE
The proof of concept of a CMOS modular current source in Glo-
balFoundries CMOS 130 nm was designed, using regular VT0 transistors
in all of the sub-blocks. As was mentioned in Chapter 3 some problems
were detected using these transistors. However, this current source
was submitted for fabrication, and the laboratory measurements are
presented in this appendix.
In this situation, the circuit was designed to generate an output
current of 10 nA, with an intermediate voltage VREF = 2.25φt. The
geometrical ratios used were α1 = 9 and α3 = 6. In this case, the
OTA was not implemented with source follower level shifters, thus the
deviation in the output current was high, and in only 5 of 40 samples
the output current is close to the designed value.
D.1 DC MEASUREMENTS RESULTS
To measure the supply voltage dependence of the current sources,
a DC sweep in the VDD from 0 to 1.2 V was performed. The equipment
used to measure the output current is the Agilent 4156C Precision
Semiconductor Parameter Analyzer, available in the laboratory.
In Fig. 51 the DC measurement results of the 5 samples are
presented. In Table 14 the DC measurement results are summarized.
Despite the current source is near to the designed value, the line regu-
lation of the output currents is high, probably due to a error in the
circuit design.
Table 14: DC measurement results of the output current for the 5
samples.
Sample ID Line Regulation
01 14.5 nA 26.4 %/V
02 10.71 nA 32.7 %/V
03 16.58 nA 14.1 %/V
04 14.82 nA 11.2 %/V
05 16.40 nA 32.5 %/V
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(a) (b)
(c) (d)
(e)
Figure 51: DC measurement results of the output current for the 5
samples.
The temperature dependence of the current source was measured
using the Tenney thermal chamber available in the laboratory. The
output current measurements were also performed using the 4156C
Analyzer. The measurements results are shown in Fig. 52.
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Figure 52: Temperature dependence of the output current for the 5
samples.
As expected, in the most of samples, the output current has a
temperature dependence similar to the specific current of the regular
VT0 transistor presented in Appendix C.
